mirror of
https://github.com/opnsense/src.git
synced 2026-04-23 23:28:37 -04:00
driver for neomagic 256av and 256zx
Obtained from: anonymous author, heavily derived
This commit is contained in:
parent
bf8ca271a3
commit
d5fa8408e6
3 changed files with 5393 additions and 0 deletions
4638
sys/dev/sound/pci/neomagic-coeff.h
Normal file
4638
sys/dev/sound/pci/neomagic-coeff.h
Normal file
File diff suppressed because it is too large
Load diff
641
sys/dev/sound/pci/neomagic.c
Normal file
641
sys/dev/sound/pci/neomagic.c
Normal file
|
|
@ -0,0 +1,641 @@
|
|||
/*
|
||||
* Copyright (c) 1999 Cameron Grant <gandalf@vilnya.demon.co.uk>
|
||||
* All rights reserved.
|
||||
*
|
||||
* Derived from the public domain Linux driver
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions
|
||||
* are met:
|
||||
* 1. Redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer.
|
||||
* 2. Redistributions in binary form must reproduce the above copyright
|
||||
* notice, this list of conditions and the following disclaimer in the
|
||||
* documentation and/or other materials provided with the distribution.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
||||
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||||
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
||||
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
||||
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
||||
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
||||
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHERIN CONTRACT, STRICT
|
||||
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
||||
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THEPOSSIBILITY OF
|
||||
* SUCH DAMAGE.
|
||||
*
|
||||
* $FreeBSD$
|
||||
*/
|
||||
|
||||
#include "pci.h"
|
||||
#include "pcm.h"
|
||||
|
||||
#include <dev/sound/pcm/sound.h>
|
||||
#include <dev/sound/pcm/ac97.h>
|
||||
#include <dev/sound/pci/neomagic.h>
|
||||
#include <dev/sound/pci/neomagic-coeff.h>
|
||||
|
||||
#include <pci/pcireg.h>
|
||||
#include <pci/pcivar.h>
|
||||
|
||||
/* -------------------------------------------------------------------- */
|
||||
|
||||
#define NM_BUFFSIZE 16384
|
||||
|
||||
#define NM256AV_PCI_ID 0x800510c8
|
||||
#define NM256ZX_PCI_ID 0x800610c8
|
||||
|
||||
struct sc_info;
|
||||
|
||||
/* channel registers */
|
||||
struct sc_chinfo {
|
||||
int spd, dir, fmt;
|
||||
snd_dbuf *buffer;
|
||||
pcm_channel *channel;
|
||||
struct sc_info *parent;
|
||||
};
|
||||
|
||||
/* device private data */
|
||||
struct sc_info {
|
||||
device_t dev;
|
||||
u_int32_t type;
|
||||
|
||||
struct resource *reg, *irq, *buf;
|
||||
int regid, irqid, bufid;
|
||||
void *ih;
|
||||
|
||||
u_int32_t ac97_base, ac97_status, ac97_busy;
|
||||
u_int32_t buftop, pbuf, rbuf, cbuf, acbuf;
|
||||
u_int32_t playint, recint, misc1int, misc2int;
|
||||
u_int32_t irsz, badintr;
|
||||
|
||||
struct sc_chinfo pch, rch;
|
||||
};
|
||||
|
||||
/* -------------------------------------------------------------------- */
|
||||
|
||||
/*
|
||||
* prototypes
|
||||
*/
|
||||
|
||||
/* channel interface */
|
||||
static void *nmchan_init(void *devinfo, snd_dbuf *b, pcm_channel *c, int dir);
|
||||
static int nmchan_setdir(void *data, int dir);
|
||||
static int nmchan_setformat(void *data, u_int32_t format);
|
||||
static int nmchan_setspeed(void *data, u_int32_t speed);
|
||||
static int nmchan_setblocksize(void *data, u_int32_t blocksize);
|
||||
static int nmchan_trigger(void *data, int go);
|
||||
static int nmchan_getptr(void *data);
|
||||
static pcmchan_caps *nmchan_getcaps(void *data);
|
||||
|
||||
static int nm_waitcd(struct sc_info *sc);
|
||||
/* talk to the codec - called from ac97.c */
|
||||
static u_int32_t nm_rdcd(void *, int);
|
||||
static void nm_wrcd(void *, int, u_int32_t);
|
||||
|
||||
/* stuff */
|
||||
static int nm_loadcoeff(struct sc_info *sc, int dir, int num);
|
||||
static int nm_setch(struct sc_chinfo *ch);
|
||||
static int nm_init(struct sc_info *);
|
||||
static void nm_intr(void *);
|
||||
|
||||
/* talk to the card */
|
||||
static u_int32_t nm_rd(struct sc_info *, int, int);
|
||||
static void nm_wr(struct sc_info *, int, u_int32_t, int);
|
||||
static u_int32_t nm_rdbuf(struct sc_info *, int, int);
|
||||
static void nm_wrbuf(struct sc_info *, int, u_int32_t, int);
|
||||
|
||||
/* The actual rates supported by the card. */
|
||||
static int samplerates[9] = {
|
||||
8000, 11025, 16000, 22050, 24000, 32000, 44100, 48000, 99999999
|
||||
};
|
||||
|
||||
/* -------------------------------------------------------------------- */
|
||||
|
||||
static pcmchan_caps nm_caps = {
|
||||
4000, 48000,
|
||||
AFMT_STEREO | AFMT_U8 | AFMT_S16_LE,
|
||||
AFMT_STEREO | AFMT_S16_LE
|
||||
};
|
||||
|
||||
static pcm_channel nm_chantemplate = {
|
||||
nmchan_init,
|
||||
nmchan_setdir,
|
||||
nmchan_setformat,
|
||||
nmchan_setspeed,
|
||||
nmchan_setblocksize,
|
||||
nmchan_trigger,
|
||||
nmchan_getptr,
|
||||
nmchan_getcaps,
|
||||
};
|
||||
|
||||
/* -------------------------------------------------------------------- */
|
||||
|
||||
/* Hardware */
|
||||
static u_int32_t
|
||||
nm_rd(struct sc_info *sc, int regno, int size)
|
||||
{
|
||||
bus_space_tag_t st = rman_get_bustag(sc->reg);
|
||||
bus_space_handle_t sh = rman_get_bushandle(sc->reg);
|
||||
|
||||
switch (size) {
|
||||
case 1:
|
||||
return bus_space_read_1(st, sh, regno);
|
||||
case 2:
|
||||
return bus_space_read_2(st, sh, regno);
|
||||
case 4:
|
||||
return bus_space_read_4(st, sh, regno);
|
||||
default:
|
||||
return 0xffffffff;
|
||||
}
|
||||
}
|
||||
|
||||
static void
|
||||
nm_wr(struct sc_info *sc, int regno, u_int32_t data, int size)
|
||||
{
|
||||
bus_space_tag_t st = rman_get_bustag(sc->reg);
|
||||
bus_space_handle_t sh = rman_get_bushandle(sc->reg);
|
||||
|
||||
switch (size) {
|
||||
case 1:
|
||||
bus_space_write_1(st, sh, regno, data);
|
||||
break;
|
||||
case 2:
|
||||
bus_space_write_2(st, sh, regno, data);
|
||||
break;
|
||||
case 4:
|
||||
bus_space_write_4(st, sh, regno, data);
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
static u_int32_t
|
||||
nm_rdbuf(struct sc_info *sc, int regno, int size)
|
||||
{
|
||||
bus_space_tag_t st = rman_get_bustag(sc->buf);
|
||||
bus_space_handle_t sh = rman_get_bushandle(sc->buf);
|
||||
|
||||
switch (size) {
|
||||
case 1:
|
||||
return bus_space_read_1(st, sh, regno);
|
||||
case 2:
|
||||
return bus_space_read_2(st, sh, regno);
|
||||
case 4:
|
||||
return bus_space_read_4(st, sh, regno);
|
||||
default:
|
||||
return 0xffffffff;
|
||||
}
|
||||
}
|
||||
|
||||
static void
|
||||
nm_wrbuf(struct sc_info *sc, int regno, u_int32_t data, int size)
|
||||
{
|
||||
bus_space_tag_t st = rman_get_bustag(sc->buf);
|
||||
bus_space_handle_t sh = rman_get_bushandle(sc->buf);
|
||||
|
||||
switch (size) {
|
||||
case 1:
|
||||
bus_space_write_1(st, sh, regno, data);
|
||||
break;
|
||||
case 2:
|
||||
bus_space_write_2(st, sh, regno, data);
|
||||
break;
|
||||
case 4:
|
||||
bus_space_write_4(st, sh, regno, data);
|
||||
break;
|
||||
}
|
||||
}
|
||||
|
||||
/* ac97 codec */
|
||||
static int
|
||||
nm_waitcd(struct sc_info *sc)
|
||||
{
|
||||
int cnt = 10;
|
||||
|
||||
while (cnt-- > 0) {
|
||||
if (nm_rd(sc, sc->ac97_status, 2) & sc->ac97_busy)
|
||||
DELAY(100);
|
||||
else
|
||||
break;
|
||||
}
|
||||
return (nm_rd(sc, sc->ac97_status, 2) & sc->ac97_busy);
|
||||
}
|
||||
|
||||
static u_int32_t
|
||||
nm_rdcd(void *devinfo, int regno)
|
||||
{
|
||||
struct sc_info *sc = (struct sc_info *)devinfo;
|
||||
u_int32_t x;
|
||||
|
||||
if (!nm_waitcd(sc)) {
|
||||
x = nm_rd(sc, sc->ac97_base + regno, 2);
|
||||
DELAY(1000);
|
||||
return x;
|
||||
} else {
|
||||
device_printf(sc->dev, "ac97 codec not ready\n");
|
||||
return 0xffffffff;
|
||||
}
|
||||
}
|
||||
|
||||
static void
|
||||
nm_wrcd(void *devinfo, int regno, u_int32_t data)
|
||||
{
|
||||
struct sc_info *sc = (struct sc_info *)devinfo;
|
||||
int cnt = 3;
|
||||
|
||||
if (!nm_waitcd(sc)) {
|
||||
while (cnt-- > 0) {
|
||||
nm_wr(sc, sc->ac97_base + regno, data, 2);
|
||||
if (!nm_waitcd(sc)) {
|
||||
DELAY(1000);
|
||||
return;
|
||||
}
|
||||
}
|
||||
}
|
||||
device_printf(sc->dev, "ac97 codec not ready\n");
|
||||
}
|
||||
|
||||
static void
|
||||
nm_ackint(struct sc_info *sc, u_int32_t num)
|
||||
{
|
||||
if (sc->type == NM256AV_PCI_ID) {
|
||||
nm_wr(sc, NM_INT_REG, num << 1, 2);
|
||||
} else if (sc->type == NM256ZX_PCI_ID) {
|
||||
nm_wr(sc, NM_INT_REG, num, 4);
|
||||
}
|
||||
}
|
||||
|
||||
static int
|
||||
nm_loadcoeff(struct sc_info *sc, int dir, int num)
|
||||
{
|
||||
int ofs, sz, i;
|
||||
u_int32_t addr;
|
||||
|
||||
addr = (dir == PCMDIR_PLAY)? 0x01c : 0x21c;
|
||||
if (dir == PCMDIR_REC)
|
||||
num += 8;
|
||||
sz = coefficientSizes[num];
|
||||
ofs = 0;
|
||||
while (num-- > 0)
|
||||
ofs+= coefficientSizes[num];
|
||||
for (i = 0; i < sz; i++)
|
||||
nm_wrbuf(sc, sc->cbuf + i, coefficients[ofs + i], 1);
|
||||
nm_wr(sc, addr, sc->cbuf, 4);
|
||||
if (dir == PCMDIR_PLAY)
|
||||
sz--;
|
||||
nm_wr(sc, addr + 4, sc->cbuf + sz, 4);
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
nm_setch(struct sc_chinfo *ch)
|
||||
{
|
||||
struct sc_info *sc = ch->parent;
|
||||
u_int32_t base;
|
||||
u_int8_t x;
|
||||
|
||||
for (x = 0; x < 8; x++)
|
||||
if (ch->spd < (samplerates[x] + samplerates[x + 1]) / 2)
|
||||
break;
|
||||
|
||||
if (x == 8) return 1;
|
||||
|
||||
ch->spd = samplerates[x];
|
||||
nm_loadcoeff(sc, ch->dir, x);
|
||||
|
||||
x <<= 4;
|
||||
x &= NM_RATE_MASK;
|
||||
if (ch->fmt & AFMT_16BIT) x |= NM_RATE_BITS_16;
|
||||
if (ch->fmt & AFMT_STEREO) x |= NM_RATE_STEREO;
|
||||
|
||||
base = (ch->dir == PCMDIR_PLAY)? NM_PLAYBACK_REG_OFFSET : NM_RECORD_REG_OFFSET;
|
||||
nm_wr(sc, base + NM_RATE_REG_OFFSET, x, 1);
|
||||
return 0;
|
||||
}
|
||||
|
||||
/* channel interface */
|
||||
static void *
|
||||
nmchan_init(void *devinfo, snd_dbuf *b, pcm_channel *c, int dir)
|
||||
{
|
||||
struct sc_info *sc = devinfo;
|
||||
struct sc_chinfo *ch;
|
||||
u_int32_t chnbuf;
|
||||
|
||||
chnbuf = (dir == PCMDIR_PLAY)? sc->pbuf : sc->rbuf;
|
||||
ch = (dir == PCMDIR_PLAY)? &sc->pch : &sc->rch;
|
||||
ch->buffer = b;
|
||||
ch->buffer->bufsize = NM_BUFFSIZE;
|
||||
ch->buffer->buf = (u_int8_t *)(rman_get_bushandle(sc->buf) + chnbuf);
|
||||
device_printf(sc->dev, "%s buf %p\n", (dir == PCMDIR_PLAY)? "play" : "rec", ch->buffer->buf);
|
||||
ch->parent = sc;
|
||||
ch->channel = c;
|
||||
ch->dir = dir;
|
||||
return ch;
|
||||
}
|
||||
|
||||
static int
|
||||
nmchan_setdir(void *data, int dir)
|
||||
{
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
nmchan_setformat(void *data, u_int32_t format)
|
||||
{
|
||||
struct sc_chinfo *ch = data;
|
||||
|
||||
ch->fmt = format;
|
||||
return nm_setch(ch);
|
||||
}
|
||||
|
||||
static int
|
||||
nmchan_setspeed(void *data, u_int32_t speed)
|
||||
{
|
||||
struct sc_chinfo *ch = data;
|
||||
|
||||
ch->spd = speed;
|
||||
return nm_setch(ch);
|
||||
}
|
||||
|
||||
static int
|
||||
nmchan_setblocksize(void *data, u_int32_t blocksize)
|
||||
{
|
||||
return blocksize;
|
||||
}
|
||||
|
||||
static int
|
||||
nmchan_trigger(void *data, int go)
|
||||
{
|
||||
struct sc_chinfo *ch = data;
|
||||
struct sc_info *sc = ch->parent;
|
||||
int ssz;
|
||||
|
||||
if (go == PCMTRIG_EMLDMAWR) return 0;
|
||||
|
||||
ssz = (ch->fmt & AFMT_16BIT)? 2 : 1;
|
||||
if (ch->fmt & AFMT_STEREO)
|
||||
ssz <<= 1;
|
||||
|
||||
if (ch->dir == PCMDIR_PLAY) {
|
||||
if (go == PCMTRIG_START) {
|
||||
nm_wr(sc, NM_PBUFFER_START, sc->pbuf, 4);
|
||||
nm_wr(sc, NM_PBUFFER_END, sc->pbuf + NM_BUFFSIZE - ssz, 4);
|
||||
nm_wr(sc, NM_PBUFFER_CURRP, sc->pbuf, 4);
|
||||
nm_wr(sc, NM_PBUFFER_WMARK, sc->pbuf + NM_BUFFSIZE / 2, 4);
|
||||
nm_wr(sc, NM_PLAYBACK_ENABLE_REG, NM_PLAYBACK_FREERUN |
|
||||
NM_PLAYBACK_ENABLE_FLAG, 1);
|
||||
nm_wr(sc, NM_AUDIO_MUTE_REG, 0, 2);
|
||||
} else {
|
||||
nm_wr(sc, NM_PLAYBACK_ENABLE_REG, 0, 1);
|
||||
nm_wr(sc, NM_AUDIO_MUTE_REG, NM_AUDIO_MUTE_BOTH, 2);
|
||||
}
|
||||
} else {
|
||||
if (go == PCMTRIG_START) {
|
||||
nm_wr(sc, NM_RECORD_ENABLE_REG, NM_RECORD_FREERUN |
|
||||
NM_RECORD_ENABLE_FLAG, 1);
|
||||
nm_wr(sc, NM_RBUFFER_START, sc->rbuf, 4);
|
||||
nm_wr(sc, NM_RBUFFER_END, sc->rbuf + NM_BUFFSIZE, 4);
|
||||
nm_wr(sc, NM_RBUFFER_CURRP, sc->rbuf, 4);
|
||||
nm_wr(sc, NM_RBUFFER_WMARK, sc->rbuf + NM_BUFFSIZE / 2, 4);
|
||||
} else {
|
||||
nm_wr(sc, NM_RECORD_ENABLE_REG, 0, 1);
|
||||
}
|
||||
}
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
nmchan_getptr(void *data)
|
||||
{
|
||||
struct sc_chinfo *ch = data;
|
||||
struct sc_info *sc = ch->parent;
|
||||
|
||||
if (ch->dir == PCMDIR_PLAY)
|
||||
return nm_rd(sc, NM_PBUFFER_CURRP, 4) - sc->pbuf;
|
||||
else
|
||||
return nm_rd(sc, NM_RBUFFER_CURRP, 4) - sc->rbuf;
|
||||
}
|
||||
|
||||
static pcmchan_caps *
|
||||
nmchan_getcaps(void *data)
|
||||
{
|
||||
return &nm_caps;
|
||||
}
|
||||
|
||||
/* The interrupt handler */
|
||||
static void
|
||||
nm_intr(void *p)
|
||||
{
|
||||
struct sc_info *sc = (struct sc_info *)p;
|
||||
int status, x;
|
||||
|
||||
status = nm_rd(sc, NM_INT_REG, sc->irsz);
|
||||
if (status == 0) {
|
||||
if (sc->badintr++ > 1000) {
|
||||
device_printf(sc->dev, "1000 bad intrs\n");
|
||||
sc->badintr = 0;
|
||||
}
|
||||
return;
|
||||
}
|
||||
sc->badintr = 0;
|
||||
|
||||
if (status & sc->playint) {
|
||||
status &= ~sc->playint;
|
||||
nm_ackint(sc, sc->playint);
|
||||
chn_intr(sc->pch.channel);
|
||||
}
|
||||
if (status & sc->recint) {
|
||||
status &= ~sc->recint;
|
||||
nm_ackint(sc, sc->recint);
|
||||
chn_intr(sc->rch.channel);
|
||||
}
|
||||
if (status & sc->misc1int) {
|
||||
status &= ~sc->misc1int;
|
||||
nm_ackint(sc, sc->misc1int);
|
||||
x = nm_rd(sc, 0x400, 1);
|
||||
nm_wr(sc, 0x400, x | 2, 1);
|
||||
device_printf(sc->dev, "misc int 1\n");
|
||||
}
|
||||
if (status & sc->misc2int) {
|
||||
status &= ~sc->misc2int;
|
||||
nm_ackint(sc, sc->misc2int);
|
||||
x = nm_rd(sc, 0x400, 1);
|
||||
nm_wr(sc, 0x400, x & ~2, 1);
|
||||
device_printf(sc->dev, "misc int 2\n");
|
||||
}
|
||||
if (status) {
|
||||
status &= ~sc->misc2int;
|
||||
nm_ackint(sc, sc->misc2int);
|
||||
device_printf(sc->dev, "unknown int\n");
|
||||
}
|
||||
}
|
||||
|
||||
/* -------------------------------------------------------------------- */
|
||||
|
||||
/*
|
||||
* Probe and attach the card
|
||||
*/
|
||||
|
||||
static int
|
||||
nm_init(struct sc_info *sc)
|
||||
{
|
||||
u_int32_t ofs, i;
|
||||
|
||||
if (sc->type == NM256AV_PCI_ID) {
|
||||
sc->ac97_base = NM_MIXER_OFFSET;
|
||||
sc->ac97_status = NM_MIXER_STATUS_OFFSET;
|
||||
sc->ac97_busy = NM_MIXER_READY_MASK;
|
||||
|
||||
sc->buftop = 2560 * 1024;
|
||||
|
||||
sc->irsz = 2;
|
||||
sc->playint = NM_PLAYBACK_INT;
|
||||
sc->recint = NM_RECORD_INT;
|
||||
sc->misc1int = NM_MISC_INT_1;
|
||||
sc->misc2int = NM_MISC_INT_2;
|
||||
} else if (sc->type == NM256ZX_PCI_ID) {
|
||||
sc->ac97_base = NM_MIXER_OFFSET;
|
||||
sc->ac97_status = NM2_MIXER_STATUS_OFFSET;
|
||||
sc->ac97_busy = NM2_MIXER_READY_MASK;
|
||||
|
||||
sc->buftop = (nm_rd(sc, 0xa0b, 2)? 6144 : 4096) * 1024;
|
||||
|
||||
sc->irsz = 4;
|
||||
sc->playint = NM2_PLAYBACK_INT;
|
||||
sc->recint = NM2_RECORD_INT;
|
||||
sc->misc1int = NM2_MISC_INT_1;
|
||||
sc->misc2int = NM2_MISC_INT_2;
|
||||
}
|
||||
sc->badintr = 0;
|
||||
ofs = sc->buftop - 0x0400;
|
||||
sc->buftop -= 0x1400;
|
||||
|
||||
if ((nm_rdbuf(sc, ofs, 4) & NM_SIG_MASK) == NM_SIGNATURE) {
|
||||
i = nm_rdbuf(sc, ofs + 4, 4);
|
||||
if (i != 0 && i != 0xffffffff)
|
||||
sc->buftop = i;
|
||||
}
|
||||
|
||||
sc->cbuf = sc->buftop - NM_MAX_COEFFICIENT;
|
||||
sc->rbuf = sc->cbuf - NM_BUFFSIZE;
|
||||
sc->pbuf = sc->rbuf - NM_BUFFSIZE;
|
||||
sc->acbuf = sc->pbuf - (NM_TOTAL_COEFF_COUNT * 4);
|
||||
|
||||
nm_wr(sc, 0, 0x11, 1);
|
||||
nm_wr(sc, NM_RECORD_ENABLE_REG, 0, 1);
|
||||
nm_wr(sc, 0x214, 0, 2);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int
|
||||
nm_pci_probe(device_t dev)
|
||||
{
|
||||
char *s = NULL;
|
||||
|
||||
switch (pci_get_devid(dev)) {
|
||||
case NM256AV_PCI_ID:
|
||||
s = "NeoMagic 256AV";
|
||||
break;
|
||||
|
||||
case NM256ZX_PCI_ID:
|
||||
s = "NeoMagic 256ZX";
|
||||
break;
|
||||
}
|
||||
|
||||
if (s) device_set_desc(dev, s);
|
||||
return s? 0 : ENXIO;
|
||||
}
|
||||
|
||||
static int
|
||||
nm_pci_attach(device_t dev)
|
||||
{
|
||||
snddev_info *d;
|
||||
u_int32_t data;
|
||||
struct sc_info *sc;
|
||||
struct ac97_info *codec;
|
||||
char status[SND_STATUSLEN];
|
||||
|
||||
d = device_get_softc(dev);
|
||||
if ((sc = malloc(sizeof(*sc), M_DEVBUF, M_NOWAIT)) == NULL) {
|
||||
device_printf(dev, "cannot allocate softc\n");
|
||||
return ENXIO;
|
||||
}
|
||||
|
||||
bzero(sc, sizeof(*sc));
|
||||
sc->dev = dev;
|
||||
sc->type = pci_get_devid(dev);
|
||||
|
||||
data = pci_read_config(dev, PCIR_COMMAND, 2);
|
||||
data |= (PCIM_CMD_PORTEN|PCIM_CMD_MEMEN|PCIM_CMD_BUSMASTEREN);
|
||||
pci_write_config(dev, PCIR_COMMAND, data, 2);
|
||||
data = pci_read_config(dev, PCIR_COMMAND, 2);
|
||||
|
||||
sc->bufid = PCIR_MAPS;
|
||||
sc->buf = bus_alloc_resource(dev, SYS_RES_MEMORY, &sc->bufid,
|
||||
0, ~0, 1, RF_ACTIVE);
|
||||
sc->regid = PCIR_MAPS + 4;
|
||||
sc->reg = bus_alloc_resource(dev, SYS_RES_MEMORY, &sc->regid,
|
||||
0, ~0, 1, RF_ACTIVE);
|
||||
|
||||
if (!sc->buf || !sc->reg) {
|
||||
device_printf(dev, "unable to map register space\n");
|
||||
goto bad;
|
||||
}
|
||||
|
||||
if (nm_init(sc) == -1) {
|
||||
device_printf(dev, "unable to initialize the card\n");
|
||||
goto bad;
|
||||
}
|
||||
|
||||
codec = ac97_create(sc, nm_rdcd, nm_wrcd);
|
||||
if (codec == NULL) goto bad;
|
||||
mixer_init(d, &ac97_mixer, codec);
|
||||
|
||||
sc->irqid = 0;
|
||||
sc->irq = bus_alloc_resource(dev, SYS_RES_IRQ, &sc->irqid,
|
||||
0, ~0, 1, RF_ACTIVE | RF_SHAREABLE);
|
||||
if (!sc->irq ||
|
||||
bus_setup_intr(dev, sc->irq, INTR_TYPE_TTY, nm_intr, sc, &sc->ih)) {
|
||||
device_printf(dev, "unable to map interrupt\n");
|
||||
goto bad;
|
||||
}
|
||||
|
||||
snprintf(status, SND_STATUSLEN, "at memory 0x%lx, 0x%lx irq %ld",
|
||||
rman_get_start(sc->buf), rman_get_start(sc->reg),
|
||||
rman_get_start(sc->irq));
|
||||
|
||||
if (pcm_register(dev, sc, 1, 1)) goto bad;
|
||||
pcm_addchan(dev, PCMDIR_REC, &nm_chantemplate, sc);
|
||||
pcm_addchan(dev, PCMDIR_PLAY, &nm_chantemplate, sc);
|
||||
pcm_setstatus(dev, status);
|
||||
|
||||
return 0;
|
||||
|
||||
bad:
|
||||
if (sc->buf) bus_release_resource(dev, SYS_RES_MEMORY, sc->bufid, sc->buf);
|
||||
if (sc->reg) bus_release_resource(dev, SYS_RES_MEMORY, sc->regid, sc->reg);
|
||||
if (sc->ih) bus_teardown_intr(dev, sc->irq, sc->ih);
|
||||
if (sc->irq) bus_release_resource(dev, SYS_RES_IRQ, sc->irqid, sc->irq);
|
||||
free(sc, M_DEVBUF);
|
||||
return ENXIO;
|
||||
}
|
||||
|
||||
static device_method_t nm_methods[] = {
|
||||
/* Device interface */
|
||||
DEVMETHOD(device_probe, nm_pci_probe),
|
||||
DEVMETHOD(device_attach, nm_pci_attach),
|
||||
|
||||
{ 0, 0 }
|
||||
};
|
||||
|
||||
static driver_t nm_driver = {
|
||||
"pcm",
|
||||
nm_methods,
|
||||
sizeof(snddev_info),
|
||||
};
|
||||
|
||||
static devclass_t pcm_devclass;
|
||||
|
||||
DRIVER_MODULE(nm, pci, nm_driver, pcm_devclass, 0, 0);
|
||||
114
sys/dev/sound/pci/neomagic.h
Normal file
114
sys/dev/sound/pci/neomagic.h
Normal file
|
|
@ -0,0 +1,114 @@
|
|||
/*
|
||||
* Copyright (c) 1999 Cameron Grant <gandalf@vilnya.demon.co.uk>
|
||||
* All rights reserved.
|
||||
*
|
||||
* Derived from the public domain Linux driver
|
||||
*
|
||||
* Redistribution and use in source and binary forms, with or without
|
||||
* modification, are permitted provided that the following conditions
|
||||
* are met:
|
||||
* 1. Redistributions of source code must retain the above copyright
|
||||
* notice, this list of conditions and the following disclaimer.
|
||||
* 2. Redistributions in binary form must reproduce the above copyright
|
||||
* notice, this list of conditions and the following disclaimer in the
|
||||
* documentation and/or other materials provided with the distribution.
|
||||
*
|
||||
* THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND
|
||||
* ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
|
||||
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
|
||||
* ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE
|
||||
* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
|
||||
* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS
|
||||
* OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)
|
||||
* HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHERIN CONTRACT, STRICT
|
||||
* LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY
|
||||
* OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THEPOSSIBILITY OF
|
||||
* SUCH DAMAGE.
|
||||
*
|
||||
* $FreeBSD$
|
||||
*/
|
||||
|
||||
#ifndef _NM256_H_
|
||||
#define _NM256_H_
|
||||
|
||||
/* The BIOS signature. */
|
||||
#define NM_SIGNATURE 0x4e4d0000
|
||||
/* Signature mask. */
|
||||
#define NM_SIG_MASK 0xffff0000
|
||||
|
||||
/* Size of the second memory area. */
|
||||
#define NM_PORT2_SIZE 4096
|
||||
|
||||
/* The base offset of the mixer in the second memory area. */
|
||||
#define NM_MIXER_OFFSET 0x600
|
||||
|
||||
/* The maximum size of a coefficient entry. */
|
||||
#define NM_MAX_COEFFICIENT 0x5000
|
||||
|
||||
/* The interrupt register. */
|
||||
#define NM_INT_REG 0xa04
|
||||
/* And its bits. */
|
||||
#define NM_PLAYBACK_INT 0x40
|
||||
#define NM_RECORD_INT 0x100
|
||||
#define NM_MISC_INT_1 0x4000
|
||||
#define NM_MISC_INT_2 0x1
|
||||
|
||||
/* The AV's "mixer ready" status bit and location. */
|
||||
#define NM_MIXER_STATUS_OFFSET 0xa04
|
||||
#define NM_MIXER_READY_MASK 0x0800
|
||||
|
||||
/*
|
||||
* For the ZX. It uses the same interrupt register, but it holds 32
|
||||
* bits instead of 16.
|
||||
*/
|
||||
#define NM2_PLAYBACK_INT 0x10000
|
||||
#define NM2_RECORD_INT 0x80000
|
||||
#define NM2_MISC_INT_1 0x8
|
||||
#define NM2_MISC_INT_2 0x2
|
||||
|
||||
/* The ZX's "mixer ready" status bit and location. */
|
||||
#define NM2_MIXER_STATUS_OFFSET 0xa06
|
||||
#define NM2_MIXER_READY_MASK 0x0800
|
||||
|
||||
/* The playback registers start from here. */
|
||||
#define NM_PLAYBACK_REG_OFFSET 0x0
|
||||
/* The record registers start from here. */
|
||||
#define NM_RECORD_REG_OFFSET 0x200
|
||||
|
||||
/* The rate register is located 2 bytes from the start of the register area. */
|
||||
#define NM_RATE_REG_OFFSET 2
|
||||
|
||||
/* Mono/stereo flag, number of bits on playback, and rate mask. */
|
||||
#define NM_RATE_STEREO 1
|
||||
#define NM_RATE_BITS_16 2
|
||||
#define NM_RATE_MASK 0xf0
|
||||
|
||||
/* Playback enable register. */
|
||||
#define NM_PLAYBACK_ENABLE_REG (NM_PLAYBACK_REG_OFFSET + 0x1)
|
||||
#define NM_PLAYBACK_ENABLE_FLAG 1
|
||||
#define NM_PLAYBACK_ONESHOT 2
|
||||
#define NM_PLAYBACK_FREERUN 4
|
||||
|
||||
/* Mutes the audio output. */
|
||||
#define NM_AUDIO_MUTE_REG (NM_PLAYBACK_REG_OFFSET + 0x18)
|
||||
#define NM_AUDIO_MUTE_LEFT 0x8000
|
||||
#define NM_AUDIO_MUTE_RIGHT 0x0080
|
||||
#define NM_AUDIO_MUTE_BOTH 0x8080
|
||||
|
||||
/* Recording enable register. */
|
||||
#define NM_RECORD_ENABLE_REG (NM_RECORD_REG_OFFSET + 0)
|
||||
#define NM_RECORD_ENABLE_FLAG 1
|
||||
#define NM_RECORD_FREERUN 2
|
||||
|
||||
#define NM_RBUFFER_START (NM_RECORD_REG_OFFSET + 0x4)
|
||||
#define NM_RBUFFER_END (NM_RECORD_REG_OFFSET + 0x10)
|
||||
#define NM_RBUFFER_WMARK (NM_RECORD_REG_OFFSET + 0xc)
|
||||
#define NM_RBUFFER_CURRP (NM_RECORD_REG_OFFSET + 0x8)
|
||||
|
||||
#define NM_PBUFFER_START (NM_PLAYBACK_REG_OFFSET + 0x4)
|
||||
#define NM_PBUFFER_END (NM_PLAYBACK_REG_OFFSET + 0x14)
|
||||
#define NM_PBUFFER_WMARK (NM_PLAYBACK_REG_OFFSET + 0xc)
|
||||
#define NM_PBUFFER_CURRP (NM_PLAYBACK_REG_OFFSET + 0x8)
|
||||
|
||||
|
||||
#endif
|
||||
Loading…
Reference in a new issue