mirror of
https://github.com/opnsense/src.git
synced 2026-05-28 04:12:45 -04:00
db8a14ec74
On AM335x each one of the four GPIO banks has two physical interrupt
lines, so we now allocate resources and setup our interrupt handler for
all the (8) available interrupts.
On OMAP3 and OMAP4 there is only one interrupt for each GPIO bank (6
banks, 6 interrupts), but there are two set of registers where the
first one is used to setup the delivery of interrupts to the MPU and
the second set, setup the delivery of interrupts to the DSP.
On AM335x, each set of registers controls each one of the interrupt
lines.
- Remove nonexistent registers for OMAP4 and AM335x, replace their use with
the correct ones for these SoCs.
- Remove stray whitespace.
Based on OMAP3, OMAP4 and AM335x TRMs.
Tested on Beaglebone-black.
|
||
|---|---|---|
| .. | ||
| allwinner | ||
| arm | ||
| at91 | ||
| broadcom/bcm2835 | ||
| conf | ||
| econa | ||
| freescale | ||
| include | ||
| lpc | ||
| mv | ||
| rockchip | ||
| s3c2xx0 | ||
| samsung/exynos | ||
| tegra | ||
| ti | ||
| versatile | ||
| xilinx | ||
| xscale | ||