upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-03-04 14:24:23 -05:00
Code Issues Projects Releases Packages Wiki Activity Actions
opnsense-src/sys/arm
History
Michal Meloun a89156f53f ARM: Use new ARMv6 naming conventions for cache and TLB functions 
in all but ARMv4 specific files.
Expand ARMv6 compatibility stubs in cpu-v4.h. Use physical address
in L2 cache functions if ARM_L2_PIPT is defined.
2016-02-05 14:57:41 +00:00
..
allwinner ARM: Use new ARMv6 naming conventions for cache and TLB functions 2016-02-05 14:57:41 +00:00
altera/socfpga ARM: Use new ARMv6 naming conventions for cache and TLB functions 2016-02-05 14:57:41 +00:00
amlogic/aml8726 ARM: Use new ARMv6 naming conventions for cache and TLB functions 2016-02-05 14:57:41 +00:00
annapurna/alpine Remove all remaining references to old and not more used struct 2016-02-02 10:32:45 +00:00
arm ARM: Use new ARMv6 naming conventions for cache and TLB functions 2016-02-05 14:57:41 +00:00
at91 ARM: Consistently use cpu_setttb() instead of setttb(). 2016-02-03 16:44:06 +00:00
broadcom/bcm2835 ARM: Use new ARMv6 naming conventions for cache and TLB functions 2016-02-05 14:57:41 +00:00
cavium/cns11xx ARM: Consistently use cpu_setttb() instead of setttb(). 2016-02-03 16:44:06 +00:00
conf ARM: Remove support for xscale i80219 and i80321 CPUs. We haven't single 2016-02-03 09:15:44 +00:00
freescale ARM: Use new ARMv6 naming conventions for cache and TLB functions 2016-02-05 14:57:41 +00:00
include ARM: Use new ARMv6 naming conventions for cache and TLB functions 2016-02-05 14:57:41 +00:00
lpc Remove the arm KERNPHYSADDR option as it is no longer used. The make 2015-12-22 09:08:21 +00:00
mv ARM: Use new ARMv6 naming conventions for cache and TLB functions 2016-02-05 14:57:41 +00:00
qemu [intrng] Migrate the intrng code from sys/arm/arm to sys/kern/subr_intr.c. 2015-12-18 05:43:59 +00:00
rockchip ARM: Use new ARMv6 naming conventions for cache and TLB functions 2016-02-05 14:57:41 +00:00
samsung/exynos ARM: Use new ARMv6 naming conventions for cache and TLB functions 2016-02-05 14:57:41 +00:00
ti ARM: Use new ARMv6 naming conventions for cache and TLB functions 2016-02-05 14:57:41 +00:00
versatile Remove all remaining references to old and not more used struct 2016-02-02 10:32:45 +00:00
xilinx ARM: Use new ARMv6 naming conventions for cache and TLB functions 2016-02-05 14:57:41 +00:00
xscale ARM: Consistently use cpu_setttb() instead of setttb(). 2016-02-03 16:44:06 +00:00