mirror of
https://github.com/opnsense/src.git
synced 2026-02-27 11:50:47 -05:00
later devices. These caches work akin to the ones found in HDDs/SSDs that ada(4)/da(4) also enable if existent, but likewise increase the likelihood of data loss in case of a sudden power outage etc. On the other hand, write performance is up to twice as high for e. g. 1 GiB files depending on the actual chip and transfer mode employed. For maximum data integrity, the usage of eMMC caches can be disabled via the hw.mmcsd.cache tunable. - Get rid of the NOP mmcsd_open(). |
||
|---|---|---|
| .. | ||
| host | ||
| bridge.h | ||
| mmc.c | ||
| mmc_ioctl.h | ||
| mmc_private.h | ||
| mmc_subr.c | ||
| mmc_subr.h | ||
| mmcbr_if.m | ||
| mmcbrvar.h | ||
| mmcbus_if.m | ||
| mmcreg.h | ||
| mmcsd.c | ||
| mmcvar.h | ||