mirror of
https://github.com/opnsense/src.git
synced 2026-04-15 14:29:58 -04:00
When the FEC is connected to the AXI bus (indicated by AVB flag), a MAC reset while a bus transaction is pending can hang the bus. Instead of resetting, turn off the ENABLE bit, which allows the hardware to complete any in-progress transfers (appending a bad CRC to any partial packet) and release the AXI bus. This could probably be done unconditionally for all hardware variants, but that hasn't been tested. PR: 222634 Submitted by: sebastian.huber@embedded-brains.de |
||
|---|---|---|
| .. | ||
| if_ffec.c | ||
| if_ffecreg.h | ||