upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-02-16 17:19:56 -05:00
Code Issues Projects Releases Packages Wiki Activity Actions
opnsense-src/sys/dev/ntb
History
Alexander Motin a8bc5594db Allow I/OAT of present Xeon E5/E7 to work thorugh PLX NTB. 
Its a hack, we can't know/list all DMA engines, but this covers all
I/OAT of Xeon E5/E7 at least from Sandy Bridge till Skylake I saw.

MFC after:	1 week
Sponsored by:	iXsystems, Inc.
2019-02-21 14:10:14 +00:00
..
if_ntb Report NTB link speed to console and interface. 2017-04-23 14:25:51 +00:00
ntb_hw Allow I/OAT of present Xeon E5/E7 to work thorugh PLX NTB. 2019-02-21 14:10:14 +00:00
ntb.c Make NTB drivers report more info via NewBus methods. 2017-09-02 11:56:16 +00:00
ntb.h Make NTB drivers report more info via NewBus methods. 2017-09-02 11:56:16 +00:00
ntb_if.m Report NTB link speed to console and interface. 2017-04-23 14:25:51 +00:00
ntb_transport.c Try to preallocate receive memory early. 2018-01-31 01:04:36 +00:00
ntb_transport.h Report NTB link speed to console and interface. 2017-04-23 14:25:51 +00:00