mirror of
https://github.com/opnsense/src.git
synced 2026-02-13 07:44:48 -05:00
about the fpu code here. It should be using fxsave/fxrstor instead of saving/restoring the control word. The SSE registers are used a lot in gcc generated code on amd64. I'm not sure how this all fits together though. |
||
|---|---|---|
| .. | ||
| alpha | ||
| amd64 | ||
| i386 | ||
| ia64 | ||
| sparc64 | ||