mirror of
https://github.com/opnsense/src.git
synced 2026-02-13 07:44:48 -05:00
f4c01f1508
ARM_TP_ADDRESS, where the tp will be stored. On CPUs that support it, a cache line will be allocated and locked for this address, so that it will never go to RAM. On CPUs that does not, a page is allocated for it (it will be a bit slower, and is wrong for SMP, but should be fine for UP). The tp is still stored in the mdthread struct, and at each context switch, ARM_TP_ADDRESS gets updated. Suggested by: davidxu
2 lines
43 B
Text
2 lines
43 B
Text
# $FreeBSD$
|
|
options ARM_CACHE_LOCK_ENABLE
|