mirror of
https://github.com/opnsense/src.git
synced 2026-05-25 02:35:01 -04:00
controllers(VT613x), we assume the PHY address is 1. Use the saved PHY address in MII register access routines and remove accessing VGE_MIICFG register. While I'm here save PCI express capability register which will be used in near future. |
||
|---|---|---|
| .. | ||
| if_vge.c | ||
| if_vgereg.h | ||
| if_vgevar.h | ||