upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-05-19 08:25:22 -04:00
Code Issues Projects Releases Packages Wiki Activity Actions
opnsense-src/sys/dev/virtio/pci
History
Andrew Turner 273fef1f9b Only use byte register access in legacy virtio pci 
Some simulators don't implement arbitrary sized memory access to the
virtio PCI registers. Follow Linux and use single byte accesses to read
and write to these registers.

Reviewed by:	bryanv, emaste (previous version)
Sponsored by:	The FreeBSD Foundation
Differential Revision:	https://reviews.freebsd.org/D31424

(cherry picked from commit 89c085b899)
2021-09-27 09:36:38 +01:00
..
virtio_pci.c virtio_pci: Add sysctl to show current features 2021-01-19 04:55:23 +00:00
virtio_pci.h virtio_pci: Add sysctl to show current features 2021-01-19 04:55:23 +00:00
virtio_pci_if.m virtio: Add VirtIO PCI modern (V1) support 2021-01-19 04:55:23 +00:00
virtio_pci_legacy.c Only use byte register access in legacy virtio pci 2021-09-27 09:36:38 +01:00
virtio_pci_legacy_var.h virtio: Add VirtIO PCI modern (V1) support 2021-01-19 04:55:23 +00:00
virtio_pci_modern.c virtio-modern: fix PCI common read/write functions on big endian targets 2021-08-30 13:14:20 -03:00
virtio_pci_modern_var.h virtio: Add VirtIO PCI modern (V1) support 2021-01-19 04:55:23 +00:00
virtio_pci_var.h virtio: Add VirtIO PCI modern (V1) support 2021-01-19 04:55:23 +00:00