upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-02-14 16:23:25 -05:00
Code Issues Projects Releases Packages Wiki Activity Actions
opnsense-src/sys/dev/re
History
Pyun YongHyeon bd9bede57a Partial revert r185756. 
It seems that RTL8168D and RTL8102EL requires additional settle
time to complete RL_PHYAR register write. Accessing RL_PHYAR
register right after the write causes errors for subsequent PHY
register accesses.

Tested by:	george at luckytele dot com,
		Steve Wills < STEVE at stevenwills dot com >
2009-03-31 03:29:05 +00:00
..
if_re.c Partial revert r185756. 2009-03-31 03:29:05 +00:00