mirror of
https://github.com/opnsense/src.git
synced 2026-03-01 21:01:24 -05:00
Freescale SoCs use a set of IRQs at the high end of the OpenPIC IRQ list, not counted in the NIRQs of the Feature reporting register. Some SoCs include a MSI inbound window in the PCIe controller configuration registers as well, but some don't. Currently, this only handles the SoCs *with* the MSI window. There are 256 MSIs per MSI bank (32 per MSI IRQ, 8 IRQs per MSI bank). The P5020 has 3 banks, yielding up to 768 MSIs; older SoCs have only one bank. |
||
|---|---|---|
| .. | ||
| atpic.c | ||
| ds1553_bus_fdt.c | ||
| ds1553_core.c | ||
| ds1553_reg.h | ||
| fsl_diu.c | ||
| fsl_espi.c | ||
| fsl_sata.c | ||
| fsl_sata.h | ||
| i2c.c | ||
| isa.c | ||
| lbc.c | ||
| lbc.h | ||
| mpc85xx.c | ||
| mpc85xx.h | ||
| mpc85xx_cache.c | ||
| mpc85xx_gpio.c | ||
| pci_mpc85xx.c | ||
| pci_mpc85xx_pcib.c | ||
| platform_mpc85xx.c | ||
| qoriq_gpio.c | ||