upstream/opnsense-src
1
0
Fork 0
mirror of https://github.com/opnsense/src.git synced 2026-02-13 07:44:48 -05:00
Code Issues Projects Releases Packages Wiki Activity Actions
opnsense-src/sys/dev/ppc
History
Nicolas Souchu c264e80fb7 Consider that the chipset may be in ECP mode (from BIOS settings) 
even if mode PS/2 is forced with bootflags. As a matter of fact,
chipsets needs some extra configuration for accessing PS/2 mode
from ECP. The current patch is only relevant for generic chipsets
since specific code is supposed to deal with this during detection.
2001-01-25 10:51:41 +00:00
..
ppc.c Consider that the chipset may be in ECP mode (from BIOS settings) 2001-01-25 10:51:41 +00:00
ppcreg.h Consider that the chipset may be in ECP mode (from BIOS settings) 2001-01-25 10:51:41 +00:00