mirror of
https://github.com/opnsense/src.git
synced 2026-04-10 20:06:42 -04:00
It turns out on a 16550 w/ a 25MHz SoC reference clock you get a little over 3% error at 115200 baud, which causes this to fail. Just .. cope. Things cope these days. Default to 30 (3.0%) as before, but allow UART_DEV_TOLERANCE_PCT to be set at build time to change that. |
||
|---|---|---|
| .. | ||
| uart.h | ||
| uart_bus.h | ||
| uart_bus_acpi.c | ||
| uart_bus_ebus.c | ||
| uart_bus_fdt.c | ||
| uart_bus_isa.c | ||
| uart_bus_pccard.c | ||
| uart_bus_pci.c | ||
| uart_bus_puc.c | ||
| uart_bus_scc.c | ||
| uart_core.c | ||
| uart_cpu.h | ||
| uart_cpu_fdt.c | ||
| uart_cpu_fdt.h | ||
| uart_cpu_pc98.c | ||
| uart_cpu_powerpc.c | ||
| uart_cpu_sparc64.c | ||
| uart_cpu_x86.c | ||
| uart_dbg.c | ||
| uart_dev_imx.c | ||
| uart_dev_imx.h | ||
| uart_dev_lpc.c | ||
| uart_dev_msm.c | ||
| uart_dev_msm.h | ||
| uart_dev_ns8250.c | ||
| uart_dev_ns8250.h | ||
| uart_dev_pl011.c | ||
| uart_dev_quicc.c | ||
| uart_dev_sab82532.c | ||
| uart_dev_ti8250.c | ||
| uart_dev_z8530.c | ||
| uart_if.m | ||
| uart_kbd_sun.c | ||
| uart_kbd_sun.h | ||
| uart_kbd_sun_tables.h | ||
| uart_subr.c | ||
| uart_tty.c | ||