mirror of
https://github.com/opnsense/src.git
synced 2026-03-01 04:40:53 -05:00
Just allow MSI interrupts to always start at the end of the I/O APIC pins. Since existing machines already have more than 255 I/O APIC pins, IRQ 255 is no longer reliably invalid, so just remove the minimum starting value for MSI. Reviewed by: kib, markj Differential Revision: https://reviews.freebsd.org/D17991 |
||
|---|---|---|
| .. | ||
| hvm.c | ||
| pv.c | ||
| pvcpu_enum.c | ||
| xen_apic.c | ||
| xen_intr.c | ||
| xen_msi.c | ||
| xen_nexus.c | ||
| xen_pci_bus.c | ||
| xenpv.c | ||