mirror of
https://github.com/opnsense/src.git
synced 2026-02-16 00:58:21 -05:00
593077d613
I see the fllowing panic on AMD when exiting pmcstat: panic: [pmc,1473] pp_pmcval outside of expected range cpu=2 ri=17 pp_pmcval=fffffffffa529f5b pm_reloadcount=10000 It seems that at least on AMD a performance counter keeps counting after overflowing. When pmcstat exits it sets counters that it used to PMC_STATE_DELETED and waits until their use count goes to zero. amd_intr() wouldn't reload a counter in that state and, thus, a counter would be allowed to overflow. That means that the counter's value would be allowed to go outside the expected range. MFC after: 2 weeks |
||
|---|---|---|
| .. | ||
| hwpmc_amd.c | ||
| hwpmc_amd.h | ||
| hwpmc_arm.c | ||
| hwpmc_arm64.c | ||
| hwpmc_arm64.h | ||
| hwpmc_arm64_md.c | ||
| hwpmc_armv7.c | ||
| hwpmc_armv7.h | ||
| hwpmc_core.c | ||
| hwpmc_core.h | ||
| hwpmc_e500.c | ||
| hwpmc_intel.c | ||
| hwpmc_logging.c | ||
| hwpmc_mips.c | ||
| hwpmc_mips24k.c | ||
| hwpmc_mips74k.c | ||
| hwpmc_mod.c | ||
| hwpmc_mpc7xxx.c | ||
| hwpmc_octeon.c | ||
| hwpmc_pentium.c | ||
| hwpmc_pentium.h | ||
| hwpmc_piv.c | ||
| hwpmc_piv.h | ||
| hwpmc_powerpc.c | ||
| hwpmc_powerpc.h | ||
| hwpmc_ppc970.c | ||
| hwpmc_ppro.c | ||
| hwpmc_ppro.h | ||
| hwpmc_riscv.h | ||
| hwpmc_soft.c | ||
| hwpmc_soft.h | ||
| hwpmc_sparc64.c | ||
| hwpmc_tsc.c | ||
| hwpmc_tsc.h | ||
| hwpmc_uncore.c | ||
| hwpmc_uncore.h | ||
| hwpmc_x86.c | ||
| hwpmc_xscale.c | ||
| hwpmc_xscale.h | ||
| pmc_events.h | ||