mirror of
https://github.com/opnsense/src.git
synced 2026-02-17 09:39:26 -05:00
The divider table already contains the correct HW divider value, it should not be modified by other flags such as 'CLK_DIV_ZERO_BASED'. MFC after: 4 weeks |
||
|---|---|---|
| .. | ||
| clk | ||
| hwreset | ||
| nvmem | ||
| phy | ||
| regulator | ||
| syscon | ||