mirror of
https://github.com/opnsense/src.git
synced 2026-03-01 12:51:07 -05:00
0b57cec536
This uses the new layout of the upstream repository, which was recently migrated to GitHub, and converted into a "monorepo". That is, most of the earlier separate sub-projects with their own branches and tags were consolidated into one top-level directory, and are now branched and tagged together. Updating the vendor area to match this layout is next.
96 lines
3.1 KiB
C++
96 lines
3.1 KiB
C++
//===- MipsTargetMachine.h - Define TargetMachine for Mips ------*- C++ -*-===//
|
|
//
|
|
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
|
|
// See https://llvm.org/LICENSE.txt for license information.
|
|
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
//
|
|
// This file declares the Mips specific subclass of TargetMachine.
|
|
//
|
|
//===----------------------------------------------------------------------===//
|
|
|
|
#ifndef LLVM_LIB_TARGET_MIPS_MIPSTARGETMACHINE_H
|
|
#define LLVM_LIB_TARGET_MIPS_MIPSTARGETMACHINE_H
|
|
|
|
#include "MCTargetDesc/MipsABIInfo.h"
|
|
#include "MipsSubtarget.h"
|
|
#include "llvm/ADT/Optional.h"
|
|
#include "llvm/ADT/StringMap.h"
|
|
#include "llvm/ADT/StringRef.h"
|
|
#include "llvm/Support/CodeGen.h"
|
|
#include "llvm/Target/TargetMachine.h"
|
|
#include <memory>
|
|
|
|
namespace llvm {
|
|
|
|
class MipsTargetMachine : public LLVMTargetMachine {
|
|
bool isLittle;
|
|
std::unique_ptr<TargetLoweringObjectFile> TLOF;
|
|
// Selected ABI
|
|
MipsABIInfo ABI;
|
|
const MipsSubtarget *Subtarget;
|
|
MipsSubtarget DefaultSubtarget;
|
|
MipsSubtarget NoMips16Subtarget;
|
|
MipsSubtarget Mips16Subtarget;
|
|
|
|
mutable StringMap<std::unique_ptr<MipsSubtarget>> SubtargetMap;
|
|
|
|
public:
|
|
MipsTargetMachine(const Target &T, const Triple &TT, StringRef CPU,
|
|
StringRef FS, const TargetOptions &Options,
|
|
Optional<Reloc::Model> RM, Optional<CodeModel::Model> CM,
|
|
CodeGenOpt::Level OL, bool JIT, bool isLittle);
|
|
~MipsTargetMachine() override;
|
|
|
|
TargetTransformInfo getTargetTransformInfo(const Function &F) override;
|
|
|
|
const MipsSubtarget *getSubtargetImpl() const {
|
|
if (Subtarget)
|
|
return Subtarget;
|
|
return &DefaultSubtarget;
|
|
}
|
|
|
|
const MipsSubtarget *getSubtargetImpl(const Function &F) const override;
|
|
|
|
/// Reset the subtarget for the Mips target.
|
|
void resetSubtarget(MachineFunction *MF);
|
|
|
|
// Pass Pipeline Configuration
|
|
TargetPassConfig *createPassConfig(PassManagerBase &PM) override;
|
|
|
|
TargetLoweringObjectFile *getObjFileLowering() const override {
|
|
return TLOF.get();
|
|
}
|
|
|
|
bool isLittleEndian() const { return isLittle; }
|
|
const MipsABIInfo &getABI() const { return ABI; }
|
|
};
|
|
|
|
/// Mips32/64 big endian target machine.
|
|
///
|
|
class MipsebTargetMachine : public MipsTargetMachine {
|
|
virtual void anchor();
|
|
|
|
public:
|
|
MipsebTargetMachine(const Target &T, const Triple &TT, StringRef CPU,
|
|
StringRef FS, const TargetOptions &Options,
|
|
Optional<Reloc::Model> RM, Optional<CodeModel::Model> CM,
|
|
CodeGenOpt::Level OL, bool JIT);
|
|
};
|
|
|
|
/// Mips32/64 little endian target machine.
|
|
///
|
|
class MipselTargetMachine : public MipsTargetMachine {
|
|
virtual void anchor();
|
|
|
|
public:
|
|
MipselTargetMachine(const Target &T, const Triple &TT, StringRef CPU,
|
|
StringRef FS, const TargetOptions &Options,
|
|
Optional<Reloc::Model> RM, Optional<CodeModel::Model> CM,
|
|
CodeGenOpt::Level OL, bool JIT);
|
|
};
|
|
|
|
} // end namespace llvm
|
|
|
|
#endif // LLVM_LIB_TARGET_MIPS_MIPSTARGETMACHINE_H
|