mirror of
https://github.com/opnsense/src.git
synced 2026-04-22 23:02:02 -04:00
This should fix some problem of SBP2 device probing. Prior to rev 1.41, we keep writing the register while bus reset phase. But in rev 1.41, we ignore successive bus reset events and some chips seem to clear the register after we write to it. Tested by: Michael Reifenberger <root@nihil.reifenberger.com> |
||
|---|---|---|
| .. | ||
| 00README | ||
| firewire.c | ||
| firewire.h | ||
| firewire_phy.h | ||
| firewirereg.h | ||
| fwcrom.c | ||
| fwdev.c | ||
| fwmem.c | ||
| fwmem.h | ||
| fwohci.c | ||
| fwohci_pci.c | ||
| fwohcireg.h | ||
| fwohcivar.h | ||
| iec13213.h | ||
| iec68113.h | ||
| if_fwe.c | ||
| if_fwevar.h | ||
| sbp.c | ||