mirror of
https://github.com/opnsense/src.git
synced 2026-02-15 16:48:36 -05:00
This is required for FDT's standard "reg-io-width" property (similar to "reg-shift" property) found in many DTS files. This fixes operation on Altera Arria 10 SOC Development Kit, where standard ns8250 uart allows 4-byte access only. Reviewed by: kan, marcel Sponsored by: DARPA, AFRL Differential Revision: https://reviews.freebsd.org/D9785 |
||
|---|---|---|
| .. | ||
| asm_malta.S | ||
| files.malta | ||
| gt.c | ||
| gt_pci.c | ||
| gt_pci_bus_space.c | ||
| gt_pci_bus_space.h | ||
| gtreg.h | ||
| gtvar.h | ||
| malta_machdep.c | ||
| malta_mp.c | ||
| maltareg.h | ||
| obio.c | ||
| obiovar.h | ||
| std.malta | ||
| uart_bus_maltausart.c | ||
| uart_cpu_maltausart.c | ||
| yamon.c | ||
| yamon.h | ||