mirror of
https://github.com/opnsense/src.git
synced 2026-02-10 14:25:50 -05:00
drivers, there should be a 1us delay after every write when bit-banging the MII. Also insert barriers in order to ensure the intended ordering. These changes hopefully will solve the bus wedging occasionally experienced with DM9102A since r182461. - Deobfuscate dc_mii_readreg() a bit. |
||
|---|---|---|
| .. | ||
| dcphy.c | ||
| if_dc.c | ||
| if_dcreg.h | ||
| pnphy.c | ||