mirror of
https://github.com/opnsense/src.git
synced 2026-04-12 12:56:47 -04:00
On ARM, we must ensure proper interdevice write ordering. The AHCI interrupt status register must be updated in HW before registers in interrupt controller. Unfortunately, only way how we can do it is readback. Discussed with: mav Approved by: kib (mentor) Differential Revision: https://reviews.freebsd.org/D4240 |
||
|---|---|---|
| .. | ||
| ahci.c | ||
| ahci.h | ||
| ahci_pci.c | ||
| ahciem.c | ||