mirror of
https://github.com/opnsense/src.git
synced 2026-02-13 07:44:48 -05:00
The QUICC engine is found on various Freescale parts including MPC85xx, and provides multiple generic time-division serial channel resources, which are in turn muxed/demuxed by the Serial Communications Controller (SCC). Along with core QUICC/SCC functionality a uart(4)-compliant device driver is provided which allows for serial ports over QUICC/SCC. Approved by: cognet (mentor) Obtained from: Juniper MFp4: e500 |
||
|---|---|---|
| .. | ||
| scc_bfe.h | ||
| scc_bfe_ebus.c | ||
| scc_bfe_macio.c | ||
| scc_bfe_quicc.c | ||
| scc_bfe_sbus.c | ||
| scc_bus.h | ||
| scc_core.c | ||
| scc_dev_quicc.c | ||
| scc_dev_sab82532.c | ||
| scc_dev_z8530.c | ||
| scc_if.m | ||