mirror of
https://github.com/opnsense/src.git
synced 2026-04-24 07:37:25 -04:00
protect against 32-bit TSC overflow while the sync test is running. On dual-socket Xeon E5-2600 (SNB) systems with up to 32 threads, there is non-trivial chance (2-3%) that TSC synchronization test fails due to 32-bit TSC overflow while the synchronization test is running. Sponsored by: Intel Reviewed by: jkim Discussed with: jkim, kib |
||
|---|---|---|
| .. | ||
| acpica | ||
| bios | ||
| cpufreq | ||
| include | ||
| isa | ||
| pci | ||
| x86 | ||